A functional zinc-oxide based SONOS memory cell with ultra-thin chromium oxide trapping layer was fabricated. A 5 nm CrO 2 layer is deposited between Atomic Layer Deposition (ALD) steps. A threshold voltage (V t ) shift of 2.6V was achieved with a 10V programming voltage. Also for a 2V V t shift, the memory with CrO 2 layer has a low programming voltage of 7.2V. Moreover, the deep trapping levels in CrO 2 layer allows for additional scaling of the tunnel oxide due to an increase in the retention time. In addition, the structure was simulated using Physics Based TCAD. The results of the simulation fit very well with the experimental results providing an understanding of the charge trapping and tunneling physics. C Nanotechnology has emerged as a vital enabler to allow memory devices to support future super hand-held computing devices. [1] [2] [3] [4] In recent years, ZnO has been considered as a promising candidate to be used in flexible and/or transparent nano-devices due to its wide bandgap, good transparency, and low light sensitivity. [4] [5] [6] [7] Earlier we validated a functional ZnO charge trapping memory grown by single step atomic layer deposition. 4 In this work, a ZnO based charge trapping memory cell is fabricated with a CrO 2 nanolayer sandwiched between the ALD deposited Al 2 O 3 tunnel and blocking oxides. In addition, the structure is simulated using TCAD which allowed the exploration of the CrO 2 charge trapping and tunneling models.
The bottom-gate memory devices are fabricated as follows: first a 15-nm-thick Al 2 O 3 blocking oxide layer is first ALD deposited followed by a sputtering of a 5-nm-thick CrO 2 as the charge trapping layer, then a 4-nm-thick ALD deposited Al 2 O 3 tunneling oxide and finally an 11-nm-thick ALD deposited ZnO channel. A solution of 2:98 H 2 SO 4 :H 2 O is used for 2 sec to etch the channel. A highly doped (10-18 milliohm-cm) p-type (111) silicon substrate is used as a back-gate electrode. The source and drain contacts were created by depositing 100 nm Al by thermal evaporation followed by lift off. Using Plasma Enhanced Chemical Vapor Deposition (PECVD), a 360-nm-thick SiO 2 layer is deposited for device isolation. Finally, Rapid Thermal Annealing (RTA) in forming gas (H 2 :N 2 5:95) for 10 min at 400
• C was performed on the samples. Fig. 1 shows a cross section of the final device structure with the CrO 2 nanolayer. Fig. 2 shows the atomic force microcopy (AFM) image of the CrO 2 layer grown on top of the Al 2 O 3 layer. The RMS is 1-nm which highlights the continuity of the nanolayer.
In order to study the effect of the CrO 2 nanolayer, the threshold voltage is quantified before and after programing. The memory cell is programmed (writing a '1') by applying a constant voltage (+8V) for 15 sec on the gate while grounding the drain and source. In order to erase the memory cell by removing the charge trapped in the CrO 2 layer, (writing a '0'), −8V is applied for 15 sec. Compared to the ZnO charge trapping memory, 4 where we used a ZnO charge trapping layer; for a 2V V t shift the CrO 2 nanolayer layer provides a ∼2.5V reduction in programming voltage. Fig. 5 plots V t shift as a function of time. The figure shows a long retention time with the addition of the CrO 2 layer. This is due to the extra states available and the larger barrier achieved between the charge trapping layer and the tunneling oxide. As a result, the tunnel oxide thickness can be scaled without sacrificing on retention.
Physics Based TCAD simulations using Synopsys TM TCAD tools are also studied. Because the experimental results showed a good charge trapping effect of the CrO 2 ultrathin layer with long retention time, and because there is no quantum well created by the CrO 2 layer due to its lower electron affinity than the adjacent oxides electron affinities, which means that the electrons must be trapped within the trapping states available in ZnO only; thus we modeled the CrO 2 nanolayer such that the charge trapping levels are deep with high densities. To the best of our knowledge, there are still no published studies on the CrO 2 charge trapping and tunneling properties, but using TCAD simulations we were able to get an approximate model of the CrO 2 trapping and tunneling characteristics such as trapping levels, trapping densities, and electron and hole effective masses. In fact, a wide combination of different trapping levels with different trapping densities, and electron and hole CrO 2 effective tunnel masses were tested using TCAD simulations. The final structure that gave similar results to the experimental ones has the following parameters: a donor level in CrO 2 at 1.1 eV from the conduction band with a density of 10 21 cm −3 , an acceptor level in CrO 2 at 0.2 eV from the valence band with a density of 10 21 cm −3 , and electron and hole effective masses of 0.29m0. The energy band diagram of the simulated structure at zero applied voltage is depicted in Fig. 6 . The tunneling models that were used in TCAD are: Fowler-Nordheim, trap assisted tunneling (TAT), and direct tunneling. These models are included to allow charges to tunnel across the tunnel oxide and charge or discharge the charge trapping ZnO layer when programming or erasing the memory cell. Also, to ensure that the ZnO substrate is n-type due to crystallographic defects such as interstitial zinc and oxygen vacancies; 7 energy states were included in the ZnO layer of the TCAD simulated model. The material properties of ZnO, 8 Al 2 O 3 , 9 and CrO2 10-12 that were included in the simulations are listed in Table I . The I drain -V gate curves of the memory cell with an applied program/erase (P/E) voltage of 8V/−8V are shown in Fig. 7 . The obtained V t shift of 2.1V is consistent with the V t shift obtained experimentally proving the accuracy of the proposed CrO 2 trapping and tunneling properties: electron and hole effective masses, charge trapping levels and their densities.
In summary, a ZnO charge trapping memory cell is fabricated with a CrO 2 charge trapping layer. Experimental results combined with TCAD simulations provide an understanding of the charge trapping mechanisms. The memory achieved a 2.6V V t shift, a reduced programming voltage, and a long retention time. The results show that use of ultra-thin nanolayers can reduce the required programming voltage for future nanomemory devices which is promising for future low cost electronic devices.
